A second PROCESSOR BUS built into high-performance microprocessors, such as the PENTIUM II and later, used to connect the processor to its LEVEL 2 CACHE memory so that the latter does not have to share the bandwidth of the ordinary I/O bus with main memory accesses.
No comments:
Post a Comment